R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for
  Power-Constrained Systems by Rahnama, Oscar et al.
R3SGM: Real-time Raster-Respecting Semi-Global
Matching for Power-Constrained Systems
Oscar Rahnama Tommaso Cavallari? Stuart Golodetz? Simon Walker Philip H. S. Torr
Abstract—Stereo depth estimation is used for many computer
vision applications. Though many popular methods strive solely
for depth quality, for real-time mobile applications (e.g. prosthetic
glasses or micro-UAVs), speed and power efficiency are equally,
if not more, important. Many real-world systems rely on Semi-
Global Matching (SGM) to achieve a good accuracy vs. speed
balance, but power efficiency is hard to achieve with conventional
hardware, making the use of embedded devices such as FPGAs
attractive for low-power applications. However, the full SGM al-
gorithm is ill-suited to deployment on FPGAs, and so most FPGA
variants of it are partial, at the expense of accuracy. In a non-
FPGA context, the accuracy of SGM has been improved by More
Global Matching (MGM), which also helps tackle the streaking
artifacts that afflict SGM. In this paper, we propose a novel,
resource-efficient method that is inspired by MGM’s techniques
for improving depth quality, but which can be implemented to
run in real time on a low-power FPGA. Through evaluation
on multiple datasets (KITTI and Middlebury), we show that
in comparison to other real-time capable stereo approaches, we
can achieve a state-of-the-art balance between accuracy, power
efficiency and speed, making our approach highly desirable for
use in real-time systems with limited power.
I. INTRODUCTION
Numerous computer vision applications, including 3D voxel
scene reconstruction [14], [35], object recognition [25], 6D
camera relocalisation [4], [43], and autonomous navigation
[16], [31], either rely on, or can benefit from, the availability
of depth to capture 3D scene structure. Active approaches for
acquiring depth, based on structured light [51] or LiDAR,
produce high-quality results. However, the former performs
poorly outdoors, where sunlight washes out the infrared pat-
terns it uses, whereas the latter is generally expensive and
power-hungry, whilst simultaneously only producing sparse
depth. Significant attention has thus been devoted to passive
methods of obtaining dense depth from either monocular or
stereo images. Although recent approaches based on deep
learning [13], [27] have made progress in the area, monocular
approaches, which only require a single camera, struggle in
determining scale [45]. Stereo approaches, as a result, are often
preferred when multiple cameras can be used, with binocular
stereo methods (which achieve a compromise between quality
and cost) proving particularly popular.
Many binocular stereo methods estimate disparity by find-
ing correspondences between the two images. They typically
involve four phases [39]: (a) matching cost computation, (b)
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cost aggregation, (c) disparity optimisation, and (d) disparity
refinement. At a high level, such methods can be classified into
two categories, based on the subset of steps mentioned above
that they focus on performing effectively, and the amount of
information used to estimate the disparity for each pixel:
1) Local methods [7], [21], [22] focus on steps (a) and (b),
finding correspondences between pixels in the left and
right images by matching simple, window-based features
across the disparity range. Whilst fast and computation-
ally cheap, they suffer in textureless/repetitive areas, and
can easily estimate incorrect disparities.
2) Global methods [3], [5], [23], [44], by contrast, are
better suited to estimating accurate depths in those
areas, since they enforce smoothness over disparities via
the (possibly approximate) minimisation of an energy
function defined over the whole image (they focus on
steps (c) and (d)). However, this increased accuracy
tends to come at a high computational cost, making these
methods unsuitable for real-time applications.
Semi-global matching (SGM) [17] bridges the gap between
local and global methods: by approximating the global meth-
ods’ image-wide smoothness constraint with the sum of several
directional minimisations over the disparity range (usually
8 or 16 directions, in a star-shaped pattern), it produces
reasonable depth in a fraction of the time. It has thus proved
highly popular in real-world systems, and many FPGA-based
approaches have been inspired by it [2], [10], [20], [28], [41],
[42]. Other FPGA-based methods have also been presented
[34], [36], [37], [46], [50], but, whilst typically faster than
those inspired by SGM, they seldom reach the same level of
accuracy. However, because the disparities that SGM computes
for neighbouring pixels are based on star-shaped sets of input
pixels that are mostly disjoint, SGM suffers from streaking in
areas in which the data terms in some directions are weak,
whilst those in other directions are strong. Recently, this
problem has been partially addressed by an approach called
More Global Matching (MGM) [9], which incorporates infor-
mation from two directions into each of SGM’s directional
minimisations; however, because this work was not designed
with FPGAs in mind, it cannot be applied straightforwardly
in an embedded context (it requires multiple passes over the
pixels in the input images, several of them in non-raster order,
to compute the bi-directional energies to be minimised).
In this paper, we present an approach inspired by MGM [9]
that is much more amenable to real-time FPGA implemen-
tation, whilst achieving similar accuracy and much lower
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power consumption. We replace the multiple bi-directional
minimisations of MGM, some of which cannot be computed in
raster order, with a single four-directional minimisation based
only on pixels that are available when processing the image as
a stream. This allows us to process each image in raster order
and in a single pass, allowing us to stream data directly from
a camera connected to the FPGA and output disparity values
without requiring an intermediate buffering stage, simplifying
the system architecture and reducing latency.
This paper is structured as follows. In Section II, we review
SGM [17] and MGM [9], the algorithms that inspired our
work. In Section III, we describe our method, and show how to
implement it on an FPGA. Finally, in Section IV, we evaluate
our method’s accuracy on the KITTI [11], [29], [30] and
Middlebury [38] datasets, and examine its power consumption
and FPGA resource usage. By comparing it to other real-time
stereo methods, we show that it achieves a state-of-the-art
balance between accuracy, speed and power efficiency, making
it desirable for use in real-time low-power systems.
II. BACKGROUND
A. Semi-Global Matching (SGM)
SGM [17] is a popular stereo matching method, owing to the
good balance it achieves between accuracy and computational
cost. As per [8], it aims to find a disparity map D that min-
imises the following energy function, defined on an undirected
graph G = (I, E), with I the image domain and E the set of
edges defined by the 8-connectivity rule:
E(D) =
∑
p∈I
Cp(D(p)) +
∑
{p,q}∈E
V (D(p), D(q)) (1)
Each unary term Cp(D(p)) denotes the ‘matching cost’ of
assigning pixel p in the left image the disparity D(p) ∈ D =
[0, dmax]. This would match it with pixel p−D(p) i in the right
image, where i = [1, 0]>. Different matching cost functions
were evaluated in [1], [19]. The choice is typically based on
(i) the desired invariances to nuisances (e.g. changes in illu-
mination) and (ii) computational requirements. Each pairwise
term V (D(p), D(q)) encourages smoothness by penalising
disparity variations between neighbouring pixels:
V (d, d′) =

0 if d = d′
P1 if |d− d′| = 1
P2 otherwise
(2)
The penalty P1 is typically smaller than P2, to avoid over-
penalising gradual disparity changes, e.g. on slanted or curved
surfaces. By contrast, P2 tends to be larger, so as to more
strongly discourage significant jumps in disparity.
Since the minimisation problem posed by Equation 1 is
NP-hard, SGM approximates its solution by splitting it into
several independent 1D problems defined along scan lines.
More specifically, it associates each pixel p in the image with 8
scan lines, each of which follows one of the cardinal directions
(0°, 45°, . . ., 315°), as per Figure 1a. We can denote these scan
lines as a vector set R ⊆ R2:
R =
{[
1
0
]
,
[
1
1
]
,
[
0
1
]
,
[
−1
1
]
,[
−1
0
]
,
[
−1
−1
]
,
[
0
−1
]
,
[
1
−1
]}
.
(3)
Each pixel p is then associated with a directional cost Lr(p, d)
for each direction r ∈ R and each disparity d. These costs can
be computed recursively via
Lr(p, d) = Cp(d) + min
d′∈D
(Lr(p− r, d′) + V (d, d′))
− min
d′∈D
Lr(p− r, d′),
(4)
in which p− r refers to the pixel preceding p along the scan
line denoted by r. The minimum Lr cost associated with p−r
is subtracted from all costs computed for p to prevent them
growing without bound as the distance from the image edge
increases [17]. Having computed the directional costs, SGM
then sums them to form an aggregated cost volume:
L(p, d) =
∑
r∈R
Lr(p, d) (5)
Finally, it selects each pixel’s disparity using a Winner-Takes-
All (WTA) approach to estimate a disparity map D∗:
D∗(p) = argmin
d∈D
L(p, d) (6)
The disparities estimated by SGM only approximate the
solution of the initial problem, for which we would need
to enforce a smoothness term over the whole image grid,
but they are much less demanding to compute and, despite
causing streaking artifacts in the final disparity image, have
been proven to be accurate enough for practical purposes [18].
One technique commonly used to filter out incorrect dispar-
ity values is to perform an LR consistency check [17], which
involves computing the disparities not just of pixels in the left
image, but also in the right image, and checking that the two
match (e.g. that if p in the left image has disparity d, then
so does pixel p − di in the right image). Observe that the
disparities of pixels in the right image have the opposite sign,
i.e. that assigning pixel p′ in the right image a disparity of d
matches it with pixel p′ + di in the left image.
Whether LR consistency checking is used or not, though,
SGM has drawbacks: (i) it suffers from streaking in texture-
less/repetitive regions, which the LR checks mitigate but do
not solve, (ii) there is a need to store the entire unary cost
image (or images, when checking), to allow the computation
of the directional contributions to the final cost, and (iii) there
is a need for multiple passes over the data, to recursively
compute the directional components used in Equation 5. To
deploy SGM on a limited-memory platform, e.g. an FPGA,
some compromises must be made, as we now discuss.
1) SGM on FPGAs: Some of the first implementations of
SGM that were deployable on FPGA platforms were the ones
by Gehrig et al. [10] and Banz et al. [2]. As the computation
of the directional costs for a pixel requires us to have already
(a) (b) (c) (d)
Fig. 1: The pixels used to compute Lr(p, ·) for pixel p (in red) and each scan line r, for (a) a full implementation of SGM
(Section II-A), and (b) a typical raster-based FPGA implementation of SGM (Section II-A1). Each non-red colour denotes
a distinct scan line. In (c), we show the pixels that MGM would use for the same scan lines (Section II-B). Finally, in (d),
we show the pixels used to compute our single cost term, allowing us to estimate disparities whilst processing pixels in a
streaming fashion (note that to compute the cost vector associated with the red pixel, we require the cost vectors only from
pixels that precede it in raster order). See Section III for more details.
evaluated the cost function for all pixels along the scan line
(from the edge of the image), most FPGA implementations
focus only on the scan lines that would be completely available
when evaluating a pixel. If pixels in the images are available
in raster order, then these will be the three scan lines leading
into the pixel from above, and the one leading into it from its
left (see Figure 1b). Observe from Equation 4 that to compute
the directional costs for a pixel p along a scan line r, only its
unaries Cp and the cost vector Lr(p−r, ·) associated with its
predecessor p− r are required.
Memory requirements are also a constraint for implemen-
tations on accelerated platforms: when processing pixels in
raster order, temporary storage is required for the directional
costs Lr associated with every predecessor of the pixel being
evaluated, so the more scan lines we consider, the more storage
is required from the FPGA fabric. Due to the limited resources
available on FPGAs, the choice algorithms such as [2], [10]
make to limit the number of scan lines is thus required not only
to allow the processing of pixels in raster order, but also to
keep the complexity of the design low enough to be deployed
on the circuits. Despite attempts by a number of real-time
FPGA-based approaches to mitigate this [6], [12], [26], [32],
[33], [47], [48], this choice negatively impacts depth quality.
B. More Global Matching (MGM) [9]
The streaking effect that afflicts SGM is caused by the star-
shaped pattern used when computing the directional costs (see
Figure 1a): this makes the disparity computed for each pixel
depend only on a star-shaped region of the image. To en-
courage neighbouring pixels to have similar disparities, SGM
relies on their ‘regions of influence’ overlapping; however, if
the areas in which they overlap are uninformative (e.g. due
to limited/repetitive texture), this effect is lost. As a result,
if the contributions from some scan lines are weak, whilst
those from others are strong, the disparities of pixels along
the stronger lines will tend to be similar, whilst there may
be little correlation along the weaker scan lines: this can lead
to streaking. This is an inherent limitation of SGM, and one
that is only accentuated by removing scan lines, as is common
when deploying SGM on an FPGA.
Recently, Facciolo et al. [9] presented an extension of
SGM that reduces streaking by incorporating information from
multiple directions into the costs associated with each scan
line. To do this, they modify Equation 4 to additionally use the
cost vectors of pixels on the previous scan line: see Figure 1c.
More specifically, when computing the cost vector Lr(p, ·)
for pixel p and direction r, they make use of the cost vector
computed for the pixel p − r⊥ “above” it, where “above” is
defined relative to r, and has the usual meaning when r is
horizontal. Equation 4 then becomes:
Lr(p, d) = Cp(d) +
1
2
∑
x∈{r,r⊥}
min
d′∈D
(
Lr(p− x, d′) + V (d, d′)
)
(7)
This approach was shown [9] to be more accurate than SGM,
whilst running at a similar speed. Unfortunately, the directional
costs are hard to compute on accelerated platforms, and so
MGM cannot easily be sped up to obtain a real-time, power-
efficient algorithm.
III. OUR APPROACH
MGM [9] is effective at removing streaking, but since all but
two of its directional minimisations (the purple and green ones
in Figure 1c, for which r = [1, 0]> and r = [1,−1]>) rely
on pixels that would be unavailable when streaming the image
in raster order, a full FPGA implementation of the algorithm
is difficult to achieve (see Section II-A1). One solution is
to implement a cut-down MGM that only uses those of its
directional minimisations that do work on an FPGA (i.e. the
purple and green ones), mirroring one way in which SGM has
been adapted for FPGA deployment [2]. However, if we limit
ourselves to only one of MGM’s directional minimisations
(e.g. the purple one), then the ‘region of influence’ of each
pixel shrinks, resulting in poorer disparities, and if we use
B(L)
B(R)
Pixel p
Pixel p – dmaxi
Left Image
B(R)
Right Image
B(L)
B(R)
B(L)
Left Image
Right Image
Fig. 2: Computing the unaries: at each pixel p, we compute φ(L)(p) and φ(R)(p) and use them to update the rolling buffers
B(L) and B(R). We then compute the unaries C(L)p (d) and C
(R)
p−dmaxi(d) for all d ∈ D as the Hamming distances between the
relevant feature vectors (see Equation 10) before moving on to the next pixel.
Window Buffer Line BuffersLine BuffersWindow Buffer
Pixel p whose feature vector is being computed Pixel most recently read
Fig. 3: The buffers used to compute the Census Transform feature vectors, and how they are updated (see Section III-A1).
both, then we are forced to use double the amount of memory
to store the cost vectors (see Section II-A1).
To avoid both problems, we propose a compromise, inspired
by the way in which MGM allows each directional cost for
a pixel to be influenced by neighbouring pixels in more than
one direction to mitigate streaking. Our approach uses only
a single directional minimisation, but one that incorporates
information from all of the directions that are available when
processing in raster order. This approach is inherently raster-
friendly, and requires a minimal amount of memory on the
FPGA. When processing the image in raster order, we compute
the cost vector for each pixel by accumulating contributions
from the 4 of its 8 neighbours that have already been visited
and had their costs computed (the left, top-left, top and top-
right neighbours, as per Figure 1d). Formally, if we let
X = {→,↘, ↓,↙} =
{[
1
0
]
,
[
1
1
]
,
[
0
1
]
,
[ −1
1
]}
, (8)
then we can compute the cost vector L(p, ·) for pixel p via:
L(p, d) = Cp(d) +
1
|X|
∑
x∈X
(
min
d′∈D
(
L(p− x, d′) + V (d, d′))
− min
d′∈D
(
L(p− x, d′))) (9)
Since, unlike SGM and MGM, we only use a single minimi-
sation, this is like Equation 5 in those approaches, letting us
obtain each pixel’s cost vector in a single pass over the image.
In our implementation, we use the Census Transform (CT)
[49] to compute the unaries Cp. CT is robust to illumination
changes between the images, and can be computed efficiently
and in a raster-friendly way (see Section III-A1). Moreover,
the Hamming distance between two CT feature vectors can
be computed efficiently, and provides a good measure of their
similarity. We compute the pixel costs L(p, d) simultaneously
for both the left and right images, thanks to our FPGA
implementation (see Section III-A2). After selecting the best
disparity in each image with a WTA approach, we process the
disparities with a median filter (in a raster-friendly way) to
reduce noise in the output. Finally, we validate our disparities
with a standard LR check to discard inconsistent results [17],
using a threshold of 1 disparity or 3%, whichever is greater.
A. FPGA Implementation
Having described our approach conceptually, we now show
how to implement it on an FPGA. By contrast to the previous
sections, in which we only showed how to compute the
disparities for pixels in the left image, here we describe how
to compute the disparities for the pixels in both images effi-
ciently to support LR consistency checking (see Section II-A).
Notationally, we distinguish between the unary costs and cost
vectors for the two images using the superscripts (L) and (R).
Two main steps are involved: (i) the computation of the
unary costs C(L)p (·) and C(R)p (·), and (ii) the recursive
computation of the cost vectors L(L)(p, ·) and L(R)(p, ·).
Implementing these steps efficiently on an FPGA requires
understanding the hardware, which essentially consists of a
set of programmable logic blocks that can be wired together
Line Buffer
Window Buffer Window Buffer
Line Buffer
Pixel p
Fig. 4: The buffers used to compute the cost vectors, and how they are updated (see Section III-A2).
in different ways and independently programmed to perform
different functions. This architecture naturally lends itself to
an efficient pipeline-processing style, in which data is fed into
the FPGA in a stream and different logic blocks try to operate
on different pieces of data concurrently in each clock cycle.
In practice, the steps we consider here all involve processing
images, with the data associated with the images’ pixels being
streamed into the FPGA in raster order, as we now describe.
1) Unary Computation: Each unary C(L)p (d), which de-
notes the cost of assigning pixel p in the left image a disparity
of d, is computed as the Hamming distance H between the
feature vector φ(L)(p) of pixel p in the left image and the
feature vector φ(R)(p−di) of pixel p−di in the right image.
(φ(L)(p) is computed by applying the Census Transform
[49] to a W × W window around p in the left image,
and analogously for φ(R).) Conversely, C(R)p (d) becomes the
Hamming distance between φ(R)(p) and φ(L)(p+ di).
As per Figure 2, we traverse both the left and right im-
ages simultaneously in raster order, computing φ(L)(p) and
φ(R)(p) for each pixel p as we go, and maintaining rolling
buffers B(L) and B(R) of feature vectors for the most recent
dmax+1 pixels in each image, i.e. B(L) = [φ(L)(p−di) : d ∈
D], and analogously for the right image. After computing the
feature vectors for pixel p, we compute unaries for all d ∈ D:
C
(L)
p (d) = H(φ(L)(p), φ(R)(p− di))
C
(R)
p−dmaxi(d) = H(φ
(L)
(p+ (d− dmax)i), φ(R)(p− dmaxi))
(10)
Note that we compute the unaries for right image pixels just
before they leave B(R), since it is only at that point that we
have accumulated the feature vectors for all of the relevant
left image pixels in B(L) (see Figure 2).
In practice, to efficiently compute the feature vectors, we
must maintain a W ×W window of the pixels surrounding p
that can be used to compute the Census Transform [49]. As
shown in Figure 3, we store this in a window buffer (local
registers on an FPGA that can be used to store data to which
we require instantaneous access). To keep the window buffer
full, we must read ahead of p by slightly over bW/2c rows.
Separately, we maintain pixels from the rows above/below p
in line buffers (regions of memory on an FPGA that can store
larger amounts of data but can only provide a single value per
clock cycle). As shown in Figure 3, some pixels are in both
the window buffer and one of the line buffers. When moving
from one pixel to the next, we update the window buffer and
line buffers as shown in Figure 3. Notice how the individually
marked pixels in the line buffers are shifted upwards to make
way for the new, brown pixel that is being read in (to both
the orange line buffer and the window buffer), and how the
turquoise pixel is removed from the blue line buffer but added
to the top-right of the window buffer. All of these operations
can be implemented very efficiently on an FPGA.
2) Cost Vector Computation: Once the unaries have been
computed, the next step is to compute the L(p, d) values (i.e.
the cost vector) for each pixel using Equation 9. This again
involves a walk over the image domain in raster order. In this
case, computing the cost vector for each pixel p uses the cost
vectors of the pixels p− x, for each x ∈ X (i.e. the 3 pixels
above p and the pixel to its left). As a result, these must be
in memory when the cost vector for p is computed.
In practice, as shown in Figure 4, we divide the relevant
cost vectors between several different locations in memory:
(i) a line buffer whose size is equal to the width of the image,
(ii) a window buffer that holds the cost vectors for the 3 pixels
above p, and (iii) a register that holds the cost vector for the
pixel to its left (the yellow pixel in Figure 4). This provides
us with instantaneous access to the cost vectors that we need
to compute the cost vector for p, whilst keeping track of the
cost vectors for the pixels that we will need to compute the
cost vectors for upcoming pixels (via the line buffer). When
moving from one pixel to the next, we update the window
buffer and line buffer as shown in Figure 4. For the actual
computation of L(p, d), we rewrite Equation 9 as follows:
L(p, d) = Cp(d) +
1
|X|
∑
x∈X
(
min
{
L(p− x, d), L(p− x, d− 1) + P1,
L(p− x, d+ 1) + P1, min
d′∈D
(L(p− x, d′) + P2)
}
− min
d′∈D
(
L(p− x, d′)))
(11)
This allows for a more optimal implementation in which we
store mind′∈D(L(p− x, d′) to avoid repeat computations.
IV. EXPERIMENTS
We evaluate our approach on the KITTI [29], [30] and Mid-
dlebury [39], [40] datasets. We then compare our frame rate
across different resolutions and disparity ranges vs. competing
FPGA-based approaches. Finally, we break down the FPGA
resource costs, associated power consumption, as well as
accuracy of our approach for several variations of our design.
Method D1 Valid Density D1 Interpolated Runtime Environment Power Consumption (W)
(approx.)
Ours 4.8% 85.0% 9.9% 0.014s FPGA (Xilinx ZC706) 3
DeepCostAggr [24] – 99.98% 6.3% 0.03s Nvidia GTX Titan X 250
CSCT+SGM+MF [15] – 100% 8.2% 0.006s Nvidia GTX Titan X 250
TABLE I: The quantitative results of our approach, in comparison to state-of-the-art GPU-based real-time methods, on the
Stereo 2015 subset of the KITTI dataset [29], [30]. D1 Valid: error rate on the pixels surviving the LR check; Density: % of
pixels output by the algorithm (in our case after the LR check); D1 Interpolated: error rate after interpolating according to the
KITTI protocol. We use a threshold of 3 disparity values or 5%, whichever is greater (i.e. the standard thresholds for KITTI).
Our approach is able to produce post-interpolation results that are within striking distance of existing methods, whilst being
two orders of magnitude more power-efficient and requiring much less computational power.
Fig. 5: Qualitative examples of our approach on KITTI frames [29], [30]. Column 1: input left eye image; column 2: ground
truth disparities; column 3: the disparities produced by our approach; column 4: error image (blue = low, red = high).
Method Cones Teddy Tsukuba Venusnon-occ. all disc. non-occ. all disc. non-occ. all disc. non-occ. all disc.
Ours 3.4 8.9 10.3 8.2 14.6 22.4 9.7 11.2 31.2 1.0 1.6 11.9
[2], 4 paths 9.5 – – 13.3 – – 6.8 – – 4.1 – –
[2], 8 paths 8.4 – – 11.4 – – 4.1 – – 2.7 – –
[10] – 9.5 – – 13.3 – – 5.9 – – 3.9 –
[42] 3.5 11.1 9.6 7.5 14.7 19.4 3.6 4.2 14.0 0.5 0.9 2.8
[46] 17.1 25.9 25.8 21.5 28.1 28.8 4.5 6.0 12.7 6.0 7.5 18.2
[50] 5.4 11.0 13.9 7.2 12.6 17.4 3.8 4.3 14.2 1.2 1.7 5.6
[34] 9.3 11.1 17.5 6.0 7.4 18.7 8.8 16.4 20.0 3.9 12.0 10.3
TABLE II: The accuracy of some FPGA-based methods on Middlebury images [39], [40]. The %’s are of pixels with a disparity
error > 1 pixel from ground truth: non-occ. = non-occluded pixels only, disc. = pixels near discontinuities only.
On KITTI, we compare our approach to the only two
published approaches from the benchmark that are able to
achieve state-of-the-art performance in real time [15], [24],
both of which require a powerful GPU (an Nvidia GTX Titan
X) to run. Since, unlike these approaches, our approach does
not naturally produce disparities for every single pixel in the
image, we interpolate as specified by the KITTI evaluation
protocol in order to make our results comparable with theirs.
As shown in Table I, we are able to achieve post-interpolation
results that are competitive on accuracy with these approaches,
whilst significantly reducing the power consumption and the
compute power required. Furthermore, compared to the ad-
ditional power efficient implementation reported in [15] (on
a Nvidia Tegra X1), which achieves 13.8 fps with 10 Watts
when scaled to the KITTI dataset, our system is more than
five times faster, whilst consuming less than a third of the
power. Moreover, we are able to achieve an even better error
rate (4.8%) pre-interpolation, with a density of 85%. For some
applications, this may in practice be more useful than having
poorer disparities over the whole image. Qualitative examples
of our approach on KITTI frames are shown in Figure 5.
On Middlebury, we show in Table II and Table III that
we are able to achieve comparable accuracy to a number
of other FPGA-based methods, whilst either running at a
much higher frame-rate (c.f. [10], [46]), using simpler, cheaper
hardware (c.f. [42]) or handling greater disparity ranges (c.f.
Method Resolution Disparities FPS Environment
Ours
384x288 32 301
Xilinx ZC706450x375 64 198640x480 128 109
1242x375 128 72
[2], 4 paths 640x480 64 66–167 Xilinx Virtex 5640x480 128 37–103
[10] 340x200 64 27 Xilinx Virtex 4
[28] 640x480 32 ≥ 30 Xilinx Spartan 6 LX
[42]
352x288 64 1121
Altera Stratix IV640x480 64 3571024x768 128 129
1920x1080 256 47.6
[46]
320x240 64 115
Xilinx Virtex 5320x240 128 66640x480 64 30
800x600 64 19
[41] 1024x508 128 15 Xilinx Spartan 6
[20] 752x480 32 ≥ 60 Xilinx Artix 7
[50] 1024x768 64 60 Altera EP3SL150
[34] 640x480 32 101 Xilinx Zynq-7000
TABLE III: The frame rates we can achieve, in comparison
to those achieved by other FPGA-based methods, for multiple
resolution/disparity range combinations.
Fig. 6: Our results on the four most commonly used Middle-
bury images [39], [40]. Left to right: Cones, Teddy, Tsukuba,
Venus. Top row: input images; middle row: ground truth dis-
parities; bottom row: the disparities produced by our approach.
[34], [50]). Figure 6 shows some examples of our approach
on the four most commonly used Middlebury images, namely
Cones, Teddy, Tsukuba and Venus.
The FPGA accelerators are designed and implemented
through Xilinx’s High Level Synthesis (HLS) tool, whose C++
abstraction to FPGA development allows for faster prototyping
during the design process, greater flexibility as well as im-
proved reusability of the resulting hardware blocks. Through
the use of Xilinx’s SDSoC tool, we deploy the accelerators on
the ZC706 development board. In Table IV, we highlight how
the frame rate of our system is independent of the window
size of the Census Transform that we employ. Varying these
parameter has, instead, an effect on the quality of the estimated
disparities: as the window size increases, the error rate on the
KITTI dataset images [29], [30] decreases. As in Table I, we
Window Width 3 5 7 9 11 13
Frame Rate 72 72 72 72 72 72
Error % 9.3 6.7 5.8 5.4 5.0 4.8
Density % 73 81 83 84 85 85
Interp. Error % 19.4 13.6 12.0 11.1 10.5 9.9
LUT Utilisation % 33.4 37.6 49.9 58.3 67.3 75.7
FF Utilisation % 10.8 14.2 18.1 24.7 32.2 40.5
BRAM Utilisation % 28.9 29.3 29.6 30.0 30.4 30.7
Total FPGA Power (W) 1.68 1.85 2.02 2.36 3.52 3.94
TABLE IV: The impact of varying the Census Transform
window size on the frame rate, error and FPGA resource util-
isation. As the window size increases, the frame rate remains
constant, the error on images from the KITTI dataset [29], [30]
decreases, and the FPGA resource utilisation increases. Power
consumption estimates were obtained from Xilinx Vivado.
report the error rate of the pixels surviving LR check (i.e. the
output of the proposed method) together with their density, and
the error rate after an interpolation step done according to the
KITTI protocol. As expected, variations in the CT window size
also affect the FPGA resource utilisation of the system, i.e. the
number of logic/memory units that are required to implement
the necessary hardware blocks. This resource utilisation, in
turn, impacts the overall amount of power consumed by the
FPGA chip, as estimated by the Xilinx Vivado tool. This is
also shown, in the last row of Table IV. A justification for the
frame-rates we achieve is that the embedded system manages
to output one output disparity (for both left and right images)
per three clock cycles (FPGA clocked at 100MHz). Although
the system is fully pipelined, a strict dependency is incurred
due to the use of the energy term of the previous pixel’s
disparity result for the computation of the current pixel’s
energy values, as denoted in Equation (11). More specifically,
the system’s bottleneck and upper limit on frame-rate is due
to the propagation delay required to compute the minimum of
any given pixel’s cost vector.
V. CONCLUSION
In this paper, we have presented R3SGM, a variant of the well-
known Semi-Global Matching (SGM) method [17] for stereo
disparity estimation that is better-suited to raster processing on
an FPGA. We draw inspiration from the recent More Global
Matching work of Facciolo et al. [9], which mitigated the
streaking artifacts that afflict SGM by incorporating infor-
mation from two directions into the costs associated with
each scan line. Due to the memory access pattern involved in
some of its directional minimisations, however, MGM proves
difficult to efficiently accelerate. Instead, we propose a method
that uses only a single, raster-friendly minimisation, but one
that incorporates information from four directions at once.
Our approach compares favourably with the two state-of-
the-art GPU-based methods [15], [24] that can process the
KITTI dataset in real time, achieving similar levels of accuracy
whilst reducing the power consumption by two orders of
magnitude. Moreover, in comparison to other FPGA-based
methods on the Middlebury dataset, we achieve comparable
accuracy either at a much higher frame-rate (c.f. [10], [46]),
using simpler, cheaper hardware (c.f. [42]) or handling greater
disparity ranges (c.f. [34], [50]). Our approach achieves a
state-of-the-art balance between accuracy, power efficiency
and speed, making it particularly well suited to real-time
applications that require low power consumption, such as
prosthetic glasses and micro-UAVs.
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